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Abstract—The static and dynamic behavior of InAlAs/InGaAs
double-gate high-electron mobility transistors (DG-HEMTs) is
studied by means of an ensemble 2-D Monte Carlo simulator.
The model allows us to satisfactorily reproduce the experimental
performance of this novel device and to go deeply into its phys-
ical behavior. A complete comparison between DG and similar
standard HEMTs has been performed, and devices with different
gate lengths have been analyzed in order to check the attenua-
tion of short-channel effects expected in the DG-structures. We
have confirmed that, for very small gate lengths, short-channel
effects are less significant in the DG-HEMTs, leading to a better
intrinsic dynamic performance. Moreover, the higher values of
the transconductance over drain conductance ratio gm/gd and,
especially, the lower gate resistance Rg also provide a significant
improvement of the extrinsic fmax.
Index Terms—Double-gate high-electron mobility transistor
(DG-HEMT), dynamic behavior, Monte Carlo (MC) simulations.
I. INTRODUCTION
I nP-BASED high-electron mobility transistors (HEMTs)have proved to exhibit an excellent performance for ap-
plications in the microwave and millimeter-wave frequency
ranges [1]. To further improve the frequency operation of these
devices, their gate length Lg has been reduced down to the tech-
nological limit. In this way, a cutoff frequency ft of 562 GHz
and a maximum oscillation frequency fmax of 330 GHz have
been obtained in a T-gate InAlAs/InGaAs pseudomorphic
HEMT by reducing Lg down to 25 nm [2]. The reduction of
the source and drain parasitic resistances by using a multilayer
cap technology in a 30-nm-gate-length structure allowed us to
reach an fmax of 400 GHz, together with a simultaneously high
ft of 547 GHz [3]. However, very small values of Lg involve
the so-called short-channel effects (the gate capacitance does
not scale with Lg anymore, and the transconductance gm and
the output conductance gd are deteriorated), which limit the
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Fig. 1. SEM image of a 100-nm-gate DG-HEMT fabricated in the IEMN
(Lille, France).
microwave performance of the HEMTs. To avoid these effects,
a vertical scaling of the layer structure must go along with the
reduction of the gate length in order to keep a high aspect ratio
Lg/a, where a is the distance between the gate electrode and
the 2-D channel electron gas. This scaling rule is limited by the
emergence of a leakage current through the Schottky barrier
at the gate; thus, this distance cannot be reduced to less than
8–10 nm. Then, ft cannot scale up anymore with Lg . The de-
vice aspect ratio is consequently considered as the fundamental
limit of HEMTs.
To keep on improving the frequency performance of these
transistors (especially regarding fmax), alternative solutions
based on an evolution of the standard HEMT design have been
considered. Thus, the double-gate HEMT (DG-HEMT), which
is a HEMT with two gates placed on each side of the conducting
InGaAs channel (see Fig. 1), has been recently developed
[4]–[6]. Even if this idea was conceived some time ago for
Si-devices [7]–[9], the authors in [4]–[6] show, for the first
time to our knowledge, the fabrication of DG-transistors on
III–V materials. In those previous works [4]–[6], we have
reported the fabrication of a 100-nm T-gate DG-HEMT, which
exhibits a very high extrinsic gm and a good pinchoff behav-
ior (lower gd) as compared with the conventional single-gate
(SG)-HEMT. This happens since the DG geometry can provide
a better charge control and counteracts the effect of carrier
injection into the buffer (since no buffer is used in the structure).
0018-9383/$25.00 © 2007 IEEE
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In order to better understand the intrinsic performance and
to provide a theoretical model for this brand-new device, we
present a complete study of In0.52Al0.48As/In0.53Ga0.47As
DG-HEMT structures carried out by means of a semiclassical
2-D ensemble Monte Carlo (MC) simulator [10]–[12]. Our
model allows us to satisfactorily reproduce the static and dy-
namic performances of the experimental DG-HEMT presented
in [5] and [6], thus confirming its validity for the simulation of
DG-devices. It also provides a fully microscopic interpretation
of the differences in the static and dynamic performances of the
DG-HEMT, in comparison with a similar standard SG-HEMT.
In addition, devices with different Lg are simulated to verify the
expected attenuation of short-channel effects in DG-devices.
This paper is organized as follows. In Section II, the phys-
ical model employed in the analysis is described. Later, the
comparison between the experimental and simulated 100-nm
DG- and SG-HEMTs, both of static characteristics and small
signal equivalent circuit (SSEC) parameters, is presented in
Section III in order to validate our model. In Section IV, the MC
results for the 100- and 50-nm-gate-length devices are shown.
Finally, in Section V, the most important conclusion of this
paper is drawn.
II. PHYSICAL MODEL
For the calculations, we make use of a semiclassical en-
semble MC simulator, self-consistently coupled with a 2-D
Poisson solver whose validity has been previously checked for
conventional HEMTs [10]–[12]. The model takes into account
important physical effects, as the influence of degeneracy in
the electron accumulation appearing in the channel by using
the rejection technique [10]. The schemes of the DG- and
SG-device topologies used in the simulations are shown in
Fig. 2. They are a recessed In0.52Al0.48As/In0.53Ga0.47As
DG-HEMT and the corresponding standard SG-HEMT. The
layer structure is similar to that of the 100-nm-gate fabricated
transistors [5], [6] to establish a correspondence with the exper-
imental measurements.
Our MC algorithm allows us to analyze transistors with dif-
ferent gate lengths (the experimental one, where Lg = 100 nm,
and the shorter ones, where Lg = 25 and 50 nm) to check the
attenuation of short-channel effects expected for DG-devices
with respect to standard SG-HEMTs. In order to provoke im-
portant short-channel effects and thus facilitate the study, the
scaling down of the vertical dimensions is not performed when
reducing Lg from 100 to 50 and 25 nm (the vertical thicknesses
of the different layers are kept the same).
With regard to the dynamic behavior, the same intrinsic
SSEC is considered for both types of devices [10]–[13]. This
is correct as long as the DG-HEMT works in a common
mode, i.e., the potential applied at both gate electrodes (VGS1 =
VGS2 = VGS) is identical. The SSEC is calculated, taking
as a basis the Y -parameters, obtained by using the typical
MC technique [13]. After that, the intrinsic cutoff frequency
fC is calculated as gm/2πCgs. Finally, having established a
correspondence between measurements and MC results, the
experimental parasitic elements can be taken into account in the
SSEC for the correct calculation of the extrinsic ft and fmax.
Fig. 2. Schematic drawing of the simulated SG- and DG-HEMTs.
III. COMPARISON BETWEEN EXPERIMENTAL
AND MC RESULTS
In order to carry out the comparison of the measured results
(extrinsic) with those obtained from the simulation (intrinsic), it
is necessary to include, in a postprocessing stage, the parasitic
elements that are not considered in the intrinsic MC model.
Thus, drain (RmetD ) and source (RmetS ) parasitic resistances
associated with metallizations have been incorporated into the
original MC results, with the best fit being obtained for RmetD =
0.15 Ω · mm and RmetS = 0.10 Ω · mm, which are found to
coincide in both devices. By separately adjusting the surface
charge at the cap layer and at the bottom of the recess (6.2 ×
1016 and 4.3 × 1016 m−2, respectively), the static characteris-
tics of the experimental 100-nm-gate DG- and SG-HEMTs [5]
can be very nicely reproduced by our MC simulator, as shown
in Fig. 3.
Regarding the dynamic behavior of the HEMTs, Fig. 4
shows the comparison between the experimental and the MC
values of the main intrinsic SSEC parameters (gm, gd, Cgs,
and Cgd) for the 100-nm-gate DG- and SG-HEMTs, where
VDS = 0.5 V. For the calculation of the MC results, in order
to extract the actual intrinsic SSEC, the access resistances
corresponding to the ohmic regions near the source and drain
electrodes RaccS and RaccD , respectively, are removed from the
raw simulated values. The values for these parameters are
extracted from the experimental measurements (in the 100-nm-
gate devices) of the total parasitic resistances RexpS and RexpD
by subtracting the resistances of metallizations, providing the
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Fig. 3. Comparison of the extrinsic ID−VDS curves measured in fabricated
100-nm-gate (a) DG- and (b) SG-HEMTs with those obtained from the MC
simulation of similar devices. The gate voltage of the top curves is VGS =
0.0 V, and the step of the gate bias is ∆VGS = 0.1 V for both sets of curves.
(c) Corresponding ID−VGS curves for VDS = 0.5 V.
following: RaccS = R
exp
S −RmetS = 0.08 Ω · mm and RaccD =
RexpD −RmetD = 0.11 Ω · mm in the DG-HEMT and RaccS =
0.23 Ω · mm and RaccD = 0.22 Ω · mm in the SG-HEMT. The
same values are used for the 50-nm-gate devices. Note that
the access resistances are lower for the DG-HEMT than for the
SG-device due to the higher carrier concentration.
In addition, it is necessary to include the so-called “ex-
ternal” geometric capacitances between the contact accesses
Cextgs and Cextgd (extracted from the comparison of the results
of the simulations at ID = 0 with the experimental measure-
ments, as explained in [10] and [11]). The values obtained
for the 100-nm-gate devices (which will also be used for the
50-nm ones since the same layout is considered) are the fol-
lowing: Cextgs = 280 fF/mm and Cextgd = 255 fF/mm for the
DG-HEMT and Cextgs = 210 fF/mm and Cextgd = 152 fF/mm for
the SG-HEMT.
In general, we find a good agreement between the experi-
mental and the MC results for gm and Cgd for both DG- and
SG-transistors. The discrepancy in the values of gd for high VGS
can be attributed to the experimental frequency dispersion due
to traps and other layer defects which are not included in the
MC model. It seems that, in a dynamic operation, the devices
are more resistive, so that the stationary bias point, which is
in the saturated region of the I–V curves, may be shifted to
the linear part of the characteristics (providing the increase
of gd for high VGS). Indeed, the static value of gd is well
reproduced by the simulations, as confirmed by the satisfactory
agreement of the I–V curves [Fig. 3(a) and (b)]. On the other
hand, MC simulations somewhat underestimate the values of
Cgs, mainly in the DG-HEMT (even if the agreement can be
considered reasonable up to VGS = −0.2 V). The cause for this
discrepancy can again be the not-considered layer defects. We
remark that experimental Hall measurements show a degrada-
tion of the mobility in the channel of the DG-HEMTs. This
fact, together with the common overestimation of the electron
velocity given by the ideal MC model [10]–[12], means that
the electron concentration in the simulations fitting the experi-
mental values of Id and gm is probably lower than the real one
(mainly in the DG-HEMT), which can also lead to lower values
of Cgs.
IV. MC COMPARISON BETWEEN DG- AND SG-HEMTs
The simulated extrinsic output characteristics for 100- and
50-nm-gate DG (where VGS1 = VGS2 = VGS) and SG-HEMTs
with a device width of W = 100 µm are shown in Fig. 5. The
drain current provided by the DG-HEMTs is about twice that
given by the SG-transistors (as shown in Fig. 3). This occurs
because the electron concentration in the DG-HEMT channel
is significantly higher than in the conventional HEMT (for both
values of Lg) due to the presence of two charge-accumulation
regions. This can be appreciated in Fig. 6, where the electron
density profile along the vertical direction under the gate of the
100-nm DG- and SG-HEMTs is presented (VDS = 0.5 V and
VGS = −0.1 V).
The immunity to short-channel effects in the static charac-
teristics achieved with the DG-architecture is confirmed by the
results shown in Fig. 7, which reports the behavior of the thresh-
old voltage (VT , calculated by extrapolating to zero current
the
√
ID versus VGS plot) when shortening Lg . In Fig. 7(a),
it is observed that the VT roll-off is less pronounced in the
DG-structure than in the SG-one. Drain-induced barrier low-
ering (DIBL, calculated as the difference between the values of
VT for VDS = 1.0 and 0.5 V) is also reduced in the DG-device,
as shown in Fig. 7(b). Regarding subthreshold swing, the value
experimentally found in the DG-structure (75 mV/dec) is much
lower than in the SG-HEMT (125 mV/dec) for the 100-nm-
gate devices. This parameter cannot reliably be calculated
with MC simulations because of the extremely low current
level.
With regard to the dynamic behavior of the transistors, Fig. 8
shows that the MC values of gm are notably higher in the
DG than in the conventional HEMT due to the approximately
double charge in the channel. When decreasing Lg , an increase
of gm would be expected, but this does not happen. This is due
to the nonoptimized layer structure of the 50-nm-gate devices.
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Fig. 4. Experimental and MC values of (a) and (c) gm and gd, and (b) and (d) Cgs and Cgd versus VGS for the 100-nm-gate (a) and (b) DG- and (c) and
(d) SG-HEMTs. VDS = 0.5 V.
Fig. 5. MC extrinsic output characteristics for the (a) 100-nm- and (b) 50-nm-
gate DG- and SG-HEMTs that are shown in Fig. 2. The gate voltage for the top
curves is VGS = 0.1 V, and the step of the gate bias is ∆VGS = 0.1 V.
This short-channel effect is more evident in the SG-HEMT, for
which gm decreases when reducing Lg , while in the case of the
DG-HEMT, it remains approximately the same, which is a clear
evidence of the expected attenuation of short-channel effects in
DG-HEMTs. This result constitutes a remarkable proof of the
Fig. 6. Transversal profile of electron concentration under the gate for the
simulated 100-nm DG- and SG-HEMTs. The top gate is at the left, and the
bottom gate (or the substrate) is at the right side of the graph. VDS = 0.5 V and
VGS = −0.1 V.
improved charge control achieved by the presence of two gates.
Another improvement introduced by the new device geometry
is the reduction of gd, which is shown in Fig. 8(b) (at least up
to VGS = −0.1 V, where the DG-HEMTs approach the linear
region and gd sharply increases), due to the absence of buffer
in those structures. An increase in gd is appreciated in both
types of devices when reducing Lg due to the enhanced short-
channel effects. It is noticeable that the combined effects of a
higher gm and a lower gd induce an extremely high intrinsic
unloaded voltage gain gm/gd in the DG-HEMTs, which is
more than three times than that obtained for the SG-HEMTs.
This fact, as will be shown later, leads to an improved value
of fmax.
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Fig. 7. (a) VT for VDS = 0.5 V and (b) DIBL, calculated as the difference
between VT for VDS = 1.0 V and 0.5 V, for the simulated SG- and DG-HEMTs
as a function of Lg .
Fig. 8. MC values of (a) gm and (b) gd versus VGS for the 50- and 100-nm-
gate DG- and SG-HEMTs. VDS = 0.5 V.
The MC values of the gate-to-source Cgs and gate-to-
drain Cgd capacitances for the different transistors are shown
in Fig. 9. It can be observed that the values of both Cgs and
Fig. 9. MC values of (a) Cgs and (b) Cgd versus VGS for the 50- and
100-nm-gate DG- and SG-HEMTs. VDS = 0.5 V.
Fig. 10. MC values of fC versus VGS for the 50- and 100-nm-gate DG- and
SG-HEMTs. VDS = 0.5 V.
Cgd are almost twice in the DG-HEMT as compared to the
conventional HEMT due to the presence of two gates and two
regions of electron accumulation in the channel (Fig. 6). The
reduction of the gate length affects the capacitances of both
types of devices in a similar way: Cgs decreases (even if its
reduction is not proportional to Lg due to short-channel effects)
and Cgd remains almost the same (the intrinsic contribution
is almost negligible with respect to the “external” geometric
capacitance).
The MC intrinsic cutoff frequency fC of the simulated de-
vices is shown in Fig. 10 as a function of VGS for VDS = 0.5 V.
The significant increase of gm in the DG with respect to the
SG-HEMTs is compensated by the higher values of Cgs, thus
surprisingly providing lower values of fC for the 100-nm-
gate DG with respect to the SG-devices. Evidently, the value
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of Cextgs has a strong influence on these results for fC , and
it must be minimized, as much as possible, in the design of
the experimental devices. This qualitative behavior is in good
agreement with the experimental measurements, even if the
simulated values of fC are somewhat higher (MC simulations
predict a maximum of 401 and 387 GHz for the SG- and
DG-HEMTs, respectively, whereas the measurements reach
only 369 and 320 GHz, respectively), which can be attributed to
the overestimation of the electron mobility in the channel and
the lower values of Cgs [Fig. 4(b)]. In addition, the difference
between the simulated values of fC for SG- and DG-devices is
reduced, as compared to the measurements due to the degrada-
tion of the mobility in the DG-HEMT. It is also important to
remark that, when reducing Lg , the maximum fC significantly
increases in the DG-device, becoming higher than the SG-one,
where a small improvement of fC is found due to the more
pronounced increase of short-channel effects and the conse-
quent deterioration of gm. In spite of the slight discrepancy
between experimental and MC results, the simulations provide
very useful information about the comparison of the purely
intrinsic performance of DG- and SG-HEMTs. In fact, our
simulations show that, as long as the devices have a sufficient
aspect ratio (thus avoiding important short-channel effects, as
in the case of 100-nm devices), the DG architecture does
not provide any significant improvement with respect to the
SG-HEMTs in terms of fC , but when short-channel effects
are more pronounced, the improvement obtained with DG-
structures can be significant (as in the case of 50-nm-gate
devices).
In order to complete the comparison of the DG- and
SG-HEMT dynamic behavior, we have obtained the values of
their extrinsic cutoff frequencies fmax and ft, defined as the
values for which the unilateral gain U and the short-circuit
current gain H21 is equal to one, respectively. In contrast to
fC , only regarding the intrinsic performance of the devices
(and not being influenced by the values of gd or Cgd), fmax
and ft account for the device parasitics [5], [6] and provide
more practical information about the dynamic performances of
the devices for analog and digital applications, respectively. For
example, the fact that the DG-HEMT benefits from two gates in
parallel is of great importance, thus reducing its gate resistance
to nearly half that of the SG-HEMT (RG = 17 and 38 Ω/mm,
respectively). In addition, as shown before, source and drain
access resistances (RaccS and RaccD ) are much lower in the
DG-HEMTs. The MC values of fmax and ft as a function of
the gate bias are shown in Fig. 11 (the inset shows the typical
frequency behavior of U and |H21|2), and their maximum val-
ues are presented in Table I. ft is calculated by extrapolating the
low-frequency behavior of H21, while fmax is the exact value
for which U = 1 (thus correctly considering the frequency
dependence of U , as explained in [12]).
In Fig. 11(a), it is observed that, in the 100-nm-gate
DG-HEMT, the values taken by fmax are higher than in the
SG-structure. More exactly, the simulations show a significant
improvement (around 30%) in the maximum values of fmax:
287 GHz for the DG-HEMT and 226 GHz for the SG-HEMT
(in good agreement with the results of the measurements, which
are 288 and 220 GHz, respectively). Regarding ft [Fig. 10(b)],
Fig. 11. MC values of (a) fmax and (b) ft versus VGS for the 50- and
100-nm-gate DG- and SG-HEMTs. VDS = 0.5 V. The inset shows U and
|H21|2 versus frequency for the 100-nm devices for a gate bias corresponding
to the maximum fmax.
TABLE I
MAXIMUM VALUES OF fmax AND ft FOR THE DIFFERENT DEVICES
OBTAINED WITH MC SIMULATIONS. VDS = 0.5 V
the simulations and the experiments show similar values for the
100-nm-gate DG- and SG-devices (around 200 GHz). When
reducing Lg to 50 nm, fmax is about the same in both types of
devices due to the important short-channel effects provoked by
the reduced aspect ratio. On the contrary, the value of ft in the
DG-HEMT increases with respect to the 100-nm-gate device
(reaching 258 GHz, which is an important 20% increase), while
it is not improved in the SG-HEMT (the increase of fC is
higher in the DG-HEMT; Fig. 10). As shown in Fig. 11, the
improvement of fmax in the DG-architecture is greater than
that of ft due to a reduced value of Rg and gd, which have a
significant influence on fmax, without much affecting the value
of ft. For this same reason, the strong degradation of gd when
decreasing the gate length prevents the increase of fmax, while
ft is improved.
These results show that, even if the purely intrinsic behav-
ior of DG-devices is not much improved with respect to the
standard SG-architecture when devices have a sufficiently high
aspect ratio, DG-HEMTs demonstrate a noticeably superior
extrinsic frequency performance and a higher immunity to
short-channel effects due to the reduced parasitic resistances
and lower drain conductance.
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V. CONCLUSION
We have presented an MC-based study of DG-HEMTs,
comparing their static and dynamic performances with standard
SG-devices. The good agreement between the experimental and
simulated results is the starting point for the comparison of
the intrinsic and extrinsic behaviors of both types of devices,
without being affected by the technological problems that
can hinder an experimental comparison (as it happens with
the degradation of the electron mobility in the DG-HEMT).
The simulations of the 50- and 25-nm-gate devices with low
aspect ratio clearly demonstrate the expected improved im-
munity to short-channel effects in the static characteristics of
DG-HEMTs with respect to SG-structures (in terms of the be-
havior of VT roll-off, DIBL, and subthreshold swing). However,
the improvement of the purely intrinsic dynamic behavior of
the DG-HEMTs over the standard devices does not come out in
well-designed devices since the increase of gm is partially com-
pensated by higher values of Cgs. However, the differences are
more evident when comparing the extrinsic fmax. The higher
gm/gd, together with lower Rg and source and drain access
resistances, leads to significantly higher values of fmax in the
DG-HEMTs.
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